:orphan:

.. _tutorial:

=========
Tutorial
=========

A step-by-step walkthrough of going from algorithm to hardware using B-ASIC.


.. raw:: html

  <div id='sg-tag-list' class='sphx-glr-tag-list'></div>


.. raw:: html

    <div class="sphx-glr-thumbnails">

.. thumbnail-parent-div-open

.. raw:: html

    <div class="sphx-glr-thumbcontainer" tooltip="In B-ASIC, algorithms are represented as signal flow graphs (SFGs). Basically, a directed graph where nodes are operations that are connected by edges representing signals.">

.. only:: html

  .. image:: /tutorial/images/thumb/sphx_glr_plot_1_algorithmic_modelling_thumb.png
    :alt:

  :doc:`/tutorial/plot_1_algorithmic_modelling`

.. raw:: html

      <div class="sphx-glr-thumbnail-title">Algorithmic Modelling</div>
    </div>


.. raw:: html

    <div class="sphx-glr-thumbcontainer" tooltip="Finite-wordlength analysis is a critical step in the design of algorithms. Unfortunately, is is often overlooked or oversimplified due to the complexity of the analysis. With B-ASIC, a correct analysis becomes easier.">

.. only:: html

  .. image:: /tutorial/images/thumb/sphx_glr_plot_2_simulation_thumb.png
    :alt:

  :doc:`/tutorial/plot_2_simulation`

.. raw:: html

      <div class="sphx-glr-thumbnail-title">Simulation</div>
    </div>


.. raw:: html

    <div class="sphx-glr-thumbcontainer" tooltip="When deriving a time-multiplexed implementation from an SFG, operations must be spread out in time in a way that respects the specifications and the dependencies between operations. This process is called scheduling, and has a significant impact on the resulting architecture, and thus, on the implementation results.">

.. only:: html

  .. image:: /tutorial/images/thumb/sphx_glr_plot_3_sched_and_res_assig_thumb.png
    :alt:

  :doc:`/tutorial/plot_3_sched_and_res_assig`

.. raw:: html

      <div class="sphx-glr-thumbnail-title">Mapping to Hardware</div>
    </div>


.. raw:: html

    <div class="sphx-glr-thumbcontainer" tooltip="Once an Architecture has been derived, the final step is to generate synthesizable HDL that describes it, along with a testbench that can be used to verify the implementation through simulation.">

.. only:: html

  .. image:: /tutorial/images/thumb/sphx_glr_plot_4_codegen_thumb.png
    :alt:

  :doc:`/tutorial/plot_4_codegen`

.. raw:: html

      <div class="sphx-glr-thumbnail-title">Code Generation</div>
    </div>


.. thumbnail-parent-div-close

.. raw:: html

    </div>


.. toctree::
   :hidden:

   /tutorial/plot_1_algorithmic_modelling
   /tutorial/plot_2_simulation
   /tutorial/plot_3_sched_and_res_assig
   /tutorial/plot_4_codegen


.. only:: html

  .. container:: sphx-glr-footer sphx-glr-footer-gallery

    .. container:: sphx-glr-download sphx-glr-download-python

      :download:`Download all examples in Python source code: tutorial_python.zip </tutorial/tutorial_python.zip>`

    .. container:: sphx-glr-download sphx-glr-download-jupyter

      :download:`Download all examples in Jupyter notebooks: tutorial_jupyter.zip </tutorial/tutorial_jupyter.zip>`


.. only:: html

 .. rst-class:: sphx-glr-signature

    `Gallery generated by Sphinx-Gallery <https://sphinx-gallery.github.io>`_